Download dataset as ZIP
CIRCUITS AND THEIR PARAMETERS
GIT (v1.2022)

The EvoApproxLibLITE is the lightweight version of our library of approximate circuits with formally guaranteed error parameters. Hardware as well as software models are provided for each circuit.

Circuit name MAE WCE MRE EP power area Download model
add8u_1HG [1] 0.00 % 0.00 % 0.00 % 0.00 % 0.033 70.4 Verilog fileC fileMatlab MEXPython PYX
add8u_6PT [2] 0.039 % 0.20 % 0.14 % 25.00 % 0.029 63.8 Verilog PDK45Verilog fileC fileMatlab MEXPython PYX
add8u_6P8 [2] 0.16 % 0.59 % 0.40 % 43.75 % 0.024 57.3 Verilog PDK45Verilog fileC fileMatlab MEXPython PYX
add8u_6SM [2] 0.33 % 1.37 % 0.91 % 71.88 % 0.021 56.3 Verilog PDK45Verilog fileC fileMatlab MEXPython PYX
add8u_6S4 [2] 0.68 % 2.93 % 1.80 % 85.74 % 0.017 53.0 Verilog PDK45Verilog fileC fileMatlab MEXPython PYX
add8u_6R6 [2] 1.05 % 3.12 % 2.93 % 94.14 % 0.012 28.2 Verilog PDK45Verilog fileC fileMatlab MEXPython PYX
add8u_0TP [3] 1.97 % 6.25 % 6.16 % 96.97 % 0.0095 25.8 Verilog fileC fileMatlab MEXPython PYX
add8u_00M 4.92 % 17.97 % 14.58 % 98.77 % 0.0046 15.0 Verilog fileC fileMatlab MEXPython PYX
add8u_02Y 9.88 % 30.47 % 24.87 % 99.45 % 0.0015 8.0 Verilog fileC fileMatlab MEXPython PYX
add8u_0UK [3] 19.67 % 50.39 % 49.16 % 99.77 % 0.000 0.0 Verilog fileC fileMatlab MEXPython PYX

Reported error parameters: MAE - Mean Absolute Error (Mean Error Magnitude), WCE - Worst-Case Absolute Error (Error Magnitude / Error Significance), MSE - Mean Squared Error, MRE - Mean Relative Error (Mean Relative Error Distance), WCRE - Worst-Case Relative Error, EP - Error Probability (Error Rate)  |  Reported design parameters: power - power consumption in mW, area - area on the chip in um2, dly - delay, all values obtained using Synopsys DC (45 nm PDK, 1 V, 25 ℃)  |  Error parameters marked by were verified using a formal technique analyzing all possible input combinations. There is a formal guarantee that the error is not worse than the shown value. The exact values are included at the beginning of each C file and Verilog file.

COMPARISON

Comparison with the complete EvoApproxLib dataset on various metrics. The first plot shows the performance wrt. the parameters used for pareto filtration. The black dots are the circuits included in this dataset. The blue dots are parameters of the circuits included in the full version of EvoApproxLib. Note that the parameters of the accurate implementation shown in the figure correspond with those exhibiting the lowest power consumption.

REFERENCES
  1. V. Mrazek, Z. Vasicek and R. Hrbacek, Role of circuit representation in evolutionary design of energy-efficient approximate circuits in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018.
  2. V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261.
  3. V. MRAZEK. Optimization of BDD-based Approximation Error Metrics Calculations. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI '22). Paphos: Institute of Electrical and Electronics Engineers, 2022, pp. 86-91. ISBN 978-1-6654-6605-9.


Evolvable hardware group

Faculty of information technology
Bozetechova 2, Brno 612 66
Czech Republic

Links

EvoApprox8B (deprecated) EvoApproxLibLITE